HOME

TECHNOLOGY

PRODUCTS

SOLUTIONS

CORPORATE

NEWS

INVESTORS

CONTACTS

SITEMAP

 

Sistolic Title

Sitemap

 

Ethernet MAC's

 

Sc1004 – Gigabit MAC GMII/PMA

 

High performance, rich in functions, small area MAC controller with GMII I/F or PMA I/F with internal 8b/10b encoder/decoder and Auto-Negotiation full capabilities.

It has an Easy To Use Application Interface (Simple MAC I/F) suitable for all applications including L2/L3 intensive hardware switching, Network Processor Applications and also NIC card Applications.

  • IEEE 802.3,2000 Edition compliant.
  • Full Duplex operation.
  • GMII for an external PHY or PMA interface with internal 8b/10b Encoder/Decoder.
  • 8KB receive FIFO (size adjustable)
  • 256 Bytes transmit FIFO (size of transmit FIFO can be increased).
  • IEEE 802.3,2000 full compliant Auto-Negotiation (with Next Page implementation).
  • Flow Control from the FIFO level or from the System Interface.
  • Optional 4 exact address registers and multicast support.
  • Capable of promiscuous mode operation for test, switching or special applications.
  • Option of stripping CRC at receive and Per packet inserting CRC at transmission.
  • Programmable options allow selective reception of MAC control types, oversized, jumbo and erroneous packets.
  • Auto insert Flow-Control packet based on programmable watermark levels or external pins (System or Queues Levels).
  • Programmable threshold level to start transmitting the packet.
  • Programmable Inter-Frame Gap (IFG) and Flow Control value.
  • Full transmit/receive statistics.
  • 16/32b user registers access interface.
  • Extensive management counters for RMON support.
  • Provides external loopback option.
  • Management GigaMac MDIO master interface to an external PHY (just for GMII mode).
  • Padding option for less then minimum size packets.
  • If programmed it will automatically generate and test the standard test patterns.
  • Support Jumbo (9K) packet option
  • All outputs registered.
  • L3, VLAN support.
  • 33MHz to 66MHz (or higher) Host Clock operation for generic CPU interface.
  • 125MHz or higher system clock - tested from 66MHz to 200MHz.

 

     © Copyright 2001 Sistolic, All rights reserved.        Legal Statement          webmaster@sistolic.com